Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3C167_B/PCA_1/LIMIT#0x0
Module Counter/Timer Upper Limit
Upper Limit.
https://github.com/cmsis-svd/cmsis-svd-data